STA/Timing and Physical Design Engineer (Senior/Lead) - Modem Team

Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.

2–6 Years from product based companies Education: B.E/M.E in ECE, EE, VLSI, Microelectronics, or related fields with strong academic credentials. Job Summary : Seeking a highly motivated STA/Timing Engineer to drive timing analysis and closure for advanced Modem SoCs. The candidate will work closely with RTL, Physical Design, DFT, and CAD teams to achieve timing signoff across advanced technology nodes. Having Physical Design experience and candidate looking for PD and STA combined ownership can apply. Key Responsibilities : Perform block/full Modem STA and timing closure across MMMC scenarios. Drive setup/hold closure, ECO implementation, and timing signoff. Analyze timing at each Netlist to GDS stage Collaborate with RTL, PD, and DFT teams to resolve timing issues. Analyze noise, crosstalk, OCV/AOCV impacts and optimize critical paths. Validate timing constraints (SDC). Automate timing flows using Tcl/Perl/Python scripts.  Required Skills : Strong hands-on experience in STA, Timing Closure, MMMC, SDC, ECO . Expertise in Synopsys PrimeTime/PTPX and Cadence Tempus Good understanding of Digital Design, Synthesis, Physical Design, CTS, and Routing. Scripting skills in Tcl/Perl/Python . Experience with advanced technology nodes is preferred.  Having Physical Design experience and candidate looking for PD and STA combined ownership can apply Applicants : Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail  disability-accomodations@qualcomm.com  or call Qualcomm's toll-free number found  here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. To all Staffing and Recruiting Agencies :   Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not