SoC Engineering, Principal Engineer

Descriptions & Requirements

Job Description and Requirements

We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. You Are You have spent years turning complex system requirements into working silicon, and you know that the hardest part is not writing RTL, it is making the right architectural decisions in week two that keep your team from hitting a wall in month six. You have led design teams through the full cycle, from early partitioning conversations to timing closure, and you understand that leadership at this level means knowing when to dive into the details and when to step back and let your engineers solve it. You are the engineer who can sit with a customer discussing SoC requirements and walk out with a micro-architecture that your team can actually build. Ambiguity does not slow you down. You ask the right questions, make decisions with incomplete information, and adjust as new constraints emerge. You have debugged enough CDC violations and timing paths to know what good RTL looks like before it even hits synthesis. You care about the people you lead. Not in a vague mentorship way, but in the practical sense of unblocking a senior engineer stuck on a clock domain crossing issue or helping a junior designer understand why their FSM will not synthesize cleanly. At Synopsys, you will work on real customer designs that ship in high-performance computing, automotive, and aerospace systems, leading teams that build ASICs and FPGAs that actually matter.

Lead design teams of junior and senior engineers through full ASIC and FPGA development cycles, from specification to GDSII handoff Partition and architect complex SOC designs from customer requirements, creating high-level and micro-architectures that balance performance, area, and power Drive RTL development using SystemVerilog, ensuring designs meet quality standards through code reviews, lint checks, CDC/RDC analysis, and synthesis readiness Collaborate directly with verification, DFT, and physical design teams to resolve integration issues, timing closure challenges, and design-for-test requirements Implement complex industry-standard protocols including PCIe, Ethernet, and UCIe within customer-specific SOC designs Develop and refine ASIC design flows and methodologies using Synopsys and vendor tools for simulation, synthesis, static timing analysis, and signoff Work hands-on with customers ranging from startups to industry leaders across automotive, aerospace, defense, and high-performance computing markets The Impact You Will Have Your architectural decisions will directly determine whether customer designs meet aggressive PPA targets in advanced process nodes The teams you build and lead will deliver turnkey SOC designs that power next-generation AI, autonomous vehicles, and mission-critical aerospace systems Your design methodologies will become reusable frameworks that accelerate future customer engagements across the Solutions group The RTL quality standards you enforce will reduce verification cycles and prevent costly respins for multi-million-dollar tape-outs Your ability to navigate complex customer requirements will unlock new business opportunities and long-term partnerships The engineers you mentor will grow into technical leaders who carry forward the rigor and craft you bring to every design Your work will help Synopsys customers ship products faster, with higher confidence, in markets where failure is not an option What You'll Need Bachelor's degree in Electrical Engineering or Computer Engineering 15+ years of hands-on experience designing and verifying ASIC