SRAM Physical Design Engineer

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.   AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

AMD’s Cores Organization develops the CPU cores and cache technologies that power next-generation server, client, and gaming products. We are seeking an experienced Physical Design Engineer to help drive the implementation of high-performance SRAM and memory structures that are fundamental to modern CPU architectures. In this role, you will contribute to the design and optimization of performance-critical SRAM and memory structures within AMD processor cores. You will collaborate closely with architecture, RTL, circuit design, and physical design teams to deliver solutions that balance performance, power, area, and schedule. Direct exposure to SRAM design and memory-centric implementation challenges is highly valued for this position.   THE PERSON: The ideal candidate has strong analytical thinking and problem-solving skills and exceptional attention to detail. We work on programs with long development cycles, so self-motivation and a commitment to meeting deadlines is required. We are pushing the envelope on chip performance, so the status quo must be challenged on every program. This requires creativity and innovation, but also excellent verbal and written communication skills. We work in small teams, but we are part of a large cross-site Cores organization, so teamwork is also vital to our success.

Contribute to the physical design and implementation of high-speed SRAM and memory structures for advanced CPU products. Work closely with architecture, RTL, circuit design, and physical design teams to optimize power, performance, area, and schedule. Perform floorplanning, placement, clock tree synthesis, routing, timing closure, and design optimization activities. Analyze and resolve implementation, timing, power, and signoff challenges. Develop creative solutions to complex design and tool-related problems. Contribute to methodology and flow improvements that increase design quality and efficiency. Create and deliver technical presentations, design reviews, and documentation for engineering teams and management. Support physical verification, extraction, reliability analysis, and design signoff activities.

Experience with high-speed SRAM design, memory design, or memory-centric physical implementation. Strong understanding of CPU, cache, or other performance-critical digital designs. Strong understanding of computer architecture, hardware design concepts, and performance, power, and area tradeoffs. Knowledge of chip-level floorplanning, bus and pin planning, clock tree synthesis, placement, optimization, routing, and timing closure. Experience with parasitic extraction, static timing analysis, physical verification, and design signoff methodologies. Familiarity with power integrity analysis, including IR-drop and electromigration. Ability to comprehend complex Verilog RTL and make modifications to support timing, power, or implementation objectives. Knowledge of digital circuits, including high-speed flops, synchronizers, level shifters, and SRAM. Experience using industry-standard EDA tools for physical design and implementation. Familiarity with scripting or programming languages such as Tcl, Perl, C, Python, or similar.   ACADEMIC CREDENTIALS: