Lead Layout Engineer

Company: Qualcomm India Private Limited Job Area: Engineering Services Group, Engineering Services Group > Layout Engineer General Summary: Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established processes, layout elements, and basic electronic principles to create accurate designs that meet project needs. Conducts analyses, tests, and verifies designs using different tools and techniques to identify and troubleshoot issues, and stays abreast of new verification methods. Works with multiple internal and external stakeholders to align on projects, provide updates, and resolve issues. Minimum Qualifications: • Bachelor's degree in Electrical Engineering, Computer Science, Mathematics, Electronic Engineering, or related field and 3+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience. OR Associate's degree in Computer Science, Mathematics, Electrical Engineering or related field and 5+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience. OR High School diploma or equivalent and 7+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience. • 3+ years of experience using layout design and verification tools (e.g., cadence, LVS, rmap). *Completed advanced degrees in a relevant field may be substituted for up to two years (Master’s = one year, Doctorate = two years) of the general custom layout design work experience in a relevant domain (e.g., analog, mixed signal, RF, digital design). Candidate needs to have hands on experience on various Power Management (PMIC) Module layouts, physical verification using Calibre Verification suite.  Skill sets needs to include but not limited to the following: Extensive floor planning and signal planning skills in Cadence Virtuoso IC201 and above. Layout Design for various analog circuits like: Linear and Switching Regulators, ADCs, DACs, CHARGERS, Envelope Trackers, APTs, High Current POWERFETS, OTAs, Error Amplifiers, etc. Strong understanding of submicron, deep-submicron, High Voltage CMOS processes. SOI process knowledge is an advantage. Very strong analog layout fundamentals and basic electrical knowledge for layout development. Strong physical verification debugging capability using Calibre Verification Suite. Create area and parasitic efficient layouts, with strong problem-solving skills. Ability to perform in a dynamic, team-oriented environment. Well-developed organizational skills and the ability to multi-task. Scripting knowledge in SKILL/PERL/SHELL and hands on knowledge of AI based layout development flow is an advantage Strong communication skills for efficient delivery. Team player skills to work with geographically spread team members. Create technical documentation and presentations.

Graduation in Electrical or Electronics is preferred with 5+ years of exp. Diploma with minimum 8 years of hands on layout development experience is also okay. Applicants : Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail  disability-accomodations@qualcomm.com  or call Qualcomm's toll-free number found  here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not