Graduate - Analog Mixed-Signal Design Verification Engineer

#WeAreIn to create tiny chips and big careers. You have the knowledge, we have the opportunity. Ready to shape the future together? Whether through our Graduate Programs or your first full-time role, Infineon gives you the tools, trust and challenges to grow fast and go far.

Are you in? Your role Key responsibilities in your new role Verification Planning: Develop verification plans per device specifications and requirements to ensure coverage of analog and mixed-signal design intent Behavioral Modeling: Generate and maintain Verilog-AMS, SystemVerilog, and mixed-signal behavioral models to support simulation and verification workflows Testbench Development: Develop testbenches, simulation environments, and regression flows for mixed-signal verification Simulation Execution: Create and execute mixed-signal simulation flows to validate device-level and system-level behavior across operating conditions Corner Analysis: Evaluate behavior under nominal and corner conditions to ensure design robustness and performance compliance Fault Injection: Implement fault-injection and stress scenarios to validate error handling and edge-case behavior Regression Management: Run, debug, and maintain regression suites using tools such as Cadence Virtuoso, Cadence vManager, ADE Explorer/Assembler, Spectre, and Xcelium Your profile Qualifications and skills to help you succeed Education : Education: Bachelor's or Master's degree in Electrical Engineering or a related field with an expected graduation date of Spring 2026, Fall 2026, or Spring 2027 ; we are hiring for two full-time start dates with the ability to begin in January 2027 or Summer 2027 Mixed-Signal Verification: Experience with analog and mixed-signal verification concepts, testbench creation, and debug practices Languages: Experience with Verilog-AMS and SystemVerilog and familiarity with mixed-signal modeling approaches Concepts : Good understanding of analog design techniques Cadence Tools: Exposure to Cadence Virtuoso, Spectre, ADE Explorer/Assembler, vManager, and Xcelium preferred Simulation Flows: Understanding of hierarchy configurations and mixed-signal netlisting flows Scripting: Experience with Python, TCL, or MATLAB for automation, data analysis, or flow enablement preferred Soft Skills: Strong analytical, organizational, and communication skills with ability to collaborate across design and verification teams US citizen or green card holder : This position requires access to documentation that is controlled by the export laws of the United States. Candidates are required to provide proof of either US citizenship, Permanent US residency, or classification as a protected individual as defined in 8USC 1324b(a)(3). Find out what we are looking for in your CV · Find out how the student application process works with us

· Discover our student website Additional information Infineon Technologies is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), gender identity, national origin, ancestry, citizenship, age, physical or mental disability, legally protected medical condition, family care status, military or veteran status, marital status, domestic partner status, sexual orientation, or any other basis protected by local, state, or federal laws. Employment at Infineon is contingent upon proof of your legal right to work in the United States under applicable law, verification of satisfactory references, successful completion of a background check and drug test, and signing all your on-boarding documents. In some instances, if applicable, U.S. export control laws require that Infineon obtain a U.S. government export license prior to releasing technologies to certain persons. This offer is contingent upon Infineon's ability to satisfy these export control laws as related to your employment and