yoinka

Sr. Module Engineer, Hybrid Bonding

Applied Materials

RemoteSanta Clara,CASenior$147k – $202.5k/yrH-1B sponsor company
Sign in to applyVerified 3h ago
Location
Santa Clara,CA
Work model
Hybrid
Level
Senior
Salary
$147k – $202.5k/yr
H-1B history
125 approvals (FY2023)
Posted
Sep 17, 2026

Skills

R

About this role

Who We Are

Applied Materials is the global leader in materials science and engineering solutions that are at the foundation of virtually every new semiconductor chip and advanced display in the world. The equipment that we create and service is essential to advancing AI and accelerating the commercialization of next-generation semiconductor chips. Join us and push the boundaries of materials science and engineering in a company at the foundation of the electronics industry. The work we do together advances the world’s technology.

What We Offer

Salary: $147,000.00 - $202,500.00 Location: Santa Clara,CA You’ll benefit from a supportive work culture that encourages you to learn, develop, and grow your career as you take on challenges and drive innovative solutions for our customers. We empower our team to push the boundaries of what is possible—while learning every day in a supportive leading global company. Visit our Careers website to learn more.  At Applied Materials, we care about the health and wellbeing of our employees. We’re committed to providing programs and support that encourage personal and professional growth and care for you at work, at home, or wherever you may go. Learn more about our benefits .      As a Process Engineer, you'll play a crucial role in designing and optimizing manufacturing processes for display and semiconductor manufacturing technologies. You will collect and analyze data, perform hardware characterization, and troubleshoot engineering issues. You'll also measure film properties, generate technical documentation, and engage with customers to resolve concerns. Process Engineers collaborate with vendors and suppliers, and become familiar with implementing new technologies and products. You will experiment, learn, and collaborate with some of the brightest minds in the semiconductor and display industries, partnering with our globally recognized R&D teams on state-of-the-art research and development projects.

Position

Summary We are seeking a highly motivated Die-to-Wafer Hybrid Bonding Module Engineer to develop and scale next-generation hybrid bonding technologies for advanced semiconductor packaging applications including Memory , chiplets, AI accelerators, photonics, and heterogeneous integration platforms. The successful candidate will lead process module development across die preparation, surface activation, die placement, hybrid bonding, post-bond characterization, yield improvement, and manufacturing scale-up. This role requires close collaboration with equipment development teams, process integration engineers, materials scientists, device architects, and external ecosystem partners. The position is ideal for candidates passionate about enabling future high-bandwidth and energy-efficient computing systems through advanced interconnect technologies. Hybrid bonding technologies including copper-copper and dielectric-dielectric direct bonding are critical enablers for next-generation 3D integration and HBM stacking.

Key Responsibilities

Hybrid Bonding Process Development Develop and optimize die-to-wafer (D2W) hybrid bonding processes for advanced packaging applications. Establish process windows for: Surface preparation Plasma activation Die placement Alignment and overlay control Bonding temperature and pressure optimization Post-bond annealing Drive Cu-Cu and dielectric-dielectric interconnect formation with focus on electrical performance and reliability. Process Integration Support integration of hybrid bonding into: Memory architectures Chiplet-based systems Silicon interposers System-on-Wafer platforms Co-packaged optics (CPO) Collaborate with integration teams to resolve process interactions and yield excursions. Yield and Defect Reduction Identify root causes of: Bond voids Die shift Overlay errors Non-uniform bonding Particle contamination Utilize DOE methodologies and statistical process control to improve yield and process robustness. Metrology and

Listing verified 3h ago. Applications go through the company's official careers site.

← Back to Yoinka

Sr. Module Engineer, Hybrid Bonding at Applied Materials, Santa Clara,CA | Yoinka